Communication
Contacts
Offering
Investors
Careers
Libraries of Standard cells and Memories
Logic virtual components
Analog virtual components
Test structures
 Hardware/Software Codesign
Virtual test & diagnostic
 Hardware/Software Codesign
Layout verification
My MEDAL
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

Multi-Domain Modeling & Simulation

 

SLASH, schematic driven logic and analog solution

SLASH is a complete front-end solution enabling multi-domain modeling & simulation that offers a powerful, yet easy to use, schematic capture environment coupled with an accurate and efficient mixed-signal multi-language simulation engine.
SLASH delivers THE efficient solution for multi-domain modeling & simulation!

Top-notch Schematic Edition with SLED
SLED
  • Graphic linking and editing of blocks
    for netlisting in standard languages
  • Scriptable and open to communication
    with third party tools
Logic & Analog Simulation with SMASH
SMASH
  • Single kernel for mixed signal simulation
  • Multi-language and multi-level
  • Open to bridging (capability to take netlist as input)

SLASH
SLASH

By combining the Schematic Link Editor SLED with the single kernel mixed-signal simulator SMASH, SLASH delivers real ease-of-use for the designer combined with accuracy and extremely robust convergence for realistic results compared to silicon. The unique flexibility in support of SPICE flavors, both for netlisting to diverse simulation or layout tools and for netlist parsing from diverse front-end capture systems, is extended to analog behavioral modeling and simulation with the inclusion of Verilog-A and VHDL-AMS, as well as with full logic simulation capabilities (Verilog and VHDL).

SLASH is an integrated, open and extensible front-end capture and simulation solution, allowing to drive simulation from the schematic capture and analyze simulation waveforms thanks to easy scripting of both the schematic editor and the simulator, dynamic cross-probing and back-annotation.

 

Multi-Domain Schematic Link Edition

SLED to ease design entry through Link Editing of Models

No need to be a VHDL-AMS expert to build-up a behavioral model of your SoC or System!
SLED, Schematic Link Editor of the Third Generation, delivers the intuitive graphic entry, which designers already master for circuit design, for electro-mechanical devices and systems. Dealing with Mechatronic systems or MEMS design becomes as simple as graphically interconnecting blocks to create multi-domain systems including electronics and mechanics.

behavioral model

Key Features

  • Graphic VHDL/VHDL-AMS link editing for modeling of MEMS and multi-domain systems
  • Easy push/pop navigation through hierarchical schematics with multiple wire highlighting
  • Access to VHDL and VHDL-AMS model source code of entities/architectures from cell tree view
  • Direct syntax colorized behavioral code display
  • Configurable cell pin attributes for signal types and terminal natures
  • Interactive propagation of types and natures to wire connections between pins
  • Hierarchical configuration of instance architectures for netlisting
  • Direct netlisting to VHDL/VHDL-AMS with integrated terminal type checking
  • SMASH operating point back-annotation
  • Cross-probing with SMASH

 

Best-in-Class simulator for VHDL-AMS

SMASH to boost modeling productivity

SMASH was already the standard setting EDA solution for multi-domain modeling with VHDL-AMS: benchmarks and industrial uses have repeatedly demonstrated that SMASH offers the best coverage of the VHDL-AMS standard, as well as a major edge on all other solutions for accuracy and meaningful convergence.

bugs

The micro-electronics user community of SMASH already leverages these VHDL-AMS capabilities to model the blocks of their ASICs and reduce drastically the overall simulation time of their circuits. It also enables them to simulate complete systems, for instance within the rapidly expanding field of MEMS and Mechatronics.

Key Features

  • Top-notch compliance with the VHDL-AMS IEEE 1076.1 standard
  • Full scale handling of discontinuities using BREAK statements
  • Direct mathematical expression of Vector and Matrix equations
  • The largest reach of model complexity (number of equations)
  • VHDL-AMS Tolerances for full-fledged multi-domain simulations
  • Support of predefined attributes LTF, ZTF, ZOH… for time and frequency domains
  • Mixed language simulation with time (transient) and frequency (small-signal) domain analyses
  • HDL-AMS debug & code coverage

 

optimisation

A strong Background

In the frame of European projects, our development teams have focused their efforts on complex modeling and simulation. Nowadays, SMASH users naturally benefit from these improvements in terms of speed and complex equation support. Whereas other EDA solutions crash when simulating a model containing less than 900 equations, the limit of SMASH is unknown up to now as more than 27,000 equations were successfully handled as reported by an advanced user.


 

Virtual Prototyping for Automotive Applications

SLASH Mecha: Top-notch for Mechatronics

An optimized solution for the Automotive Industry

Model the entire system graphically with the EMBLEM libraries supported by the schematic editor SLED by placing and connecting symbols representing any kind of functionality like electrical circuits, mechanical components, magnetic drives or micro-electro-mechanical sensors.

automotive industry

SLASH and the EMBLEM libraries are compatible with the Open Source freely available VHDL-AMS library of the VDA/FAT Working Group AK 30. The VDA/FAT Working Group AK 30 "Simulation of Mixed Systems with VHDL-AMS" is organized within the Association for Research in Automobile Technology (FAT - Forschungsvereinigung Automobiltechnik) of the German Association of the Automotive Industry (VDA - Verband der Automobilindustrie). This Working Group promotes relationships between car manufacturers and their suppliers for simulation of mixed systems and model exchange.
SLED is the first schematic editor supporting the VDA-SVG standard graphic format adopted for exchange of models through the use of the VDA library.