|
|
 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
 |
|
 |
|
 |
|
 |
|
 |
|
 |
|
|
|
|
|
|
|
|
|
|
|
|
 |
|
|
|
|
 |
|
|
|
|
|
 |
|
|
|
|
SLED Evolution over time
|
SLED 1.6, Ease of Use, User Interface, Netlisting 
Release 1.6 of the Schematic Link Editor SLED emphasizes on ease of use and on the graphic user interface. It delivers solutions facilitating the creation and verification of designs thanks to libraries, an extended Design Rule Checker, a search facility… while enhancing team work awareness.
SLED 1.6 paves the way for efficient graphic assembly of multi-level and multi-domain designs!
Presentation sheet |
................................................................................................................................
|
SLED 1.5, Hierarchical, Design Rule Checker and PSL Assertions
Third generation Schematic Link Editor, SLED, helps increase designers’ productivity with graphic link and configuration entry for plugging assertion-based checks and easing hierarchical verification. As verification takes most of designers’ time, this release of SLED increases design robustness while decreasing verification time thanks to assertions in PSL (Property Specification Language) and efficient Design Rule Checks.
SLED 1.5 improves design robustness and enhances the design verification process!
Presentation sheet |
................................................................................................................................
|
SLED, the Schematic Link EDitor
SLED is a hierarchical schematic entry solution of the third generation allowing designers to perform graphic entry and configuration of their designs in a shorter time. It blends efficiently the feasibility of linking components and of interactively and graphically configuring design contexts for hierarchical netlisting. SLED also improves designers’ productivity by enabling creation of true mixed-signal circuits, multi-level and multi-domain systems.
SLED naturally becomes the central element of your schematic driven design flow!
Presentation sheet |
................................................................................................................................
|
SLED Glide on intuitive analog design!
SLED, Schematic Link EDitor, is a hierarchical schematic entry of the third generation delivering the long awaited dual capability for Graphic Entry and Scriptability at once. This new generation of Intuitive Schematic Entry provides designers with a user friendly and efficient solution to perform graphic entry and configuration of their designs in a shorter time.
By combining SLED with All-in-One simulator SMASH, a tightly integrated solution grants the enhancement of any analog design flow and even extends it to multi-domain design, especially MEMS. SMASH is celebrated for best-in-class compliance with the VHDL-AMS IEEE standard language, whereas SLED provides top-notch VHDL-AMS link editing and netlisting.
SLED delivers THE efficient solution for analog designers with hand crafted logic!
Presentation sheet
|
................................................................................................................................
|
SLED 1.2 Schematic Link EDitor - September 2008
Schematics Edition had lost its luster for lack of innovation which resulted in the perception that Hardware Description Languages had made it obsolete. But the essence of any conceptualization can only be graphical: any designer thinks in images, not in words.
Beyond the traditional bottom-up practice of interconnecting analog or logic primitives, in view of the top-down techniques needed for mixed signal and multi-domain designs, SLED 1.2 paves the road to the Schematics Editor of the third generation embedding the Link-Edit capability of Hardware Description Languages.
Presentation sheet
|
................................................................................................................................
|
SLED 1.1 Schematic Link EDitor - June 2008
Schematics Edition had lost its luster for lack of innovation which resulted in the perception that Hardware Description Languages had made it obsolete. But the essence of any conceptualization can only be graphical: any designer thinks in images, not in words.
Beyond the traditional bottom-up practice of interconnecting analog or logic primitives, in view of the top-down techniques needed for mixed signal and multi-domain designs, SLED 1.1 performs the transition to the Schematics Editor of the third generation embedding the Link-Edit capability of Hardware Description Languages.
Presentation sheet
|
................................................................................................................................
 |
SLED 1.0 Schematic Link EDitor
SLED is a hierarchical schematic entry solution of the third generation which delivers the long awaited dual capability for Graphic Entry and Scriptability at once. It blends efficiently the feasibility of linking components and of writing scripts for configuring a netlist hierarchically. Interoperability with other schematic entry tools is ensured for capitalizing on legacy designs and cooperative work, and interoperability in the Design Chains is ensured through standard design exchange formats and scriptability for customization by CAD managers.
Presentation sheet
|
|
|
|
|
|
|
Printer-friendly version
