Communication
Contacts
Offering
Investors
Careers
Libraries of Standard cells and Memories
Logic virtual components
Analog virtual components
Test structures
 Hardware/Software Codesign
Virtual test & diagnostic
 Hardware/Software Codesign
Layout verification
My MEDAL
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

 

Description
Overview
Download
SoC Integration
SLED SDG
Automatic generation of synthesizable RTL modules from assertions (PSL/SVA)
-
SCROOGE TLA
Hierarchical mixed signal power consumption estimation with clock-tree emulation and SPEF back-annotation
SMASH
Multi-domain mixed-signal simulation for subsystem performance optimization and validation
SoC GDS
VSIA socket generator for hierarchical SoC Integration of Virtual Components