Communication
Contacts
Offering
Investors
Careers
Sesame
Embedded memories
Logic virtual components
Analog virtual components
Test structures
 Hardware/Software Codesign
Virtual test & diagnostic
 Hardware/Software Codesign
Layout verification
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

silicium estimator

 

The 5 Advantages of the SESAME library

The SESAME portfolio provides the user with 5 kinds of Advantages.

 

the 4 advantages

 

1A for Reduced Cell Stem Library

Traditional libraries, classified as “Complex Cell Set Libraries” (CCSL), are unstructured bundles of cells trying to satisfy at once several optimization criteria: speed, power, leakage, area…
Opposite to this approach, SESAME is classified as a “Reduced Cell Stem Library” (RCSL): each library stem of SESAME results from a handcrafted work of art, cell by cell.

 


 

2A for one stem per optimization criterion

Each cell is carefully optimized at both electrical and layout levels to provide the highest performance on the chosen optimization criterion.
Innovations for performances optimization are continuous and have led to key patents such as:

  • Specific D-flip-flop which is less sensitive to clock edges and guarantees the functionality at very low voltage.
  • “STI-Stress Freedom” for high density and high speed in the most advanced process nodes.

parented

Figure 2: SESAME 2A - ultra High Density library

SESAME 1A


 

3A for Back-Tracking Freedom

The challenge for SoC designers is to obtain the optimal die size, speed and power in the minimum amount of time.

Problems with competitors’ traditional offering:

  • exasperatingly iterative
  • too much dependent from designer’s expertise
    The result is an unpredictable Time-To-Fab!

A methodology of a new kind had thus to be created: the Melpomene way (named for a mythological Muse).
Based on the knowledge of the ARSA (Asymptotically reachable SoC Area), Melpomene enables to choose an adequate P&R duration for an acceptable area and constraints of IR-drop, etc. The area target is based on a 2- step SoC complexity analysis: upon synthesis, and after a first pass Raw P&R.

But how could any predictive methodology be possible without control over the iteration loops?
Traditional libraries offer no control on the load capacitance when the cell drive increases. As a result each modification in a critical path impacts all the paths upstream!

With SESAME BTF the cells are separated from drives with the constraint of input capacitances equal for all drives.
A designer can choose to replace any function or drive on a critical path in order to meet the performance targets, without the penalty of any need for adaptation of the nets upstream. A local improvement no longer disturbs the rest of the paths!
Moreover, non-critical paths may be optimized for another objective: dynamic power or leakage.

 

 

 

The Melpomene way

Melpomene

Fig. 1: DNA of a traditional library / Fig. 2: DNA of SESAME BTF library
DNA of a traditional library/of SESAME BTF library

 

4A for stem composition

The 3 stems on the triangle can be mixed.
Stem composition provides existing tools with an extended flexibility for synthesizer and Placer and Router and allows to achieve precisely the best trade-off between:

  • Low dynamic power
  • High density
  • High speed

Best Trade-off


 

5A for stems for optimized islets

The capability for SoC leakage control through local extinction of functions, with or without retention of data, leads to partitioning a SoC and the Dolphin solution is based on power islets. It is a growing need due to the embedding of Virtual Components as Hard Macros of diverse origins, together with the diversity of their power operating modes.

When traditional solutions suggest until now in a fuzzy implementation based on a loose-piece kit, the Dolphin solution provides a complete and straightforward implementation for the best Time-to-Fab.

parented

Silicon IP in Voltage Islets