Communication
Contacts
Offering
Investors
Careers
Sesame
Embedded memories
Logic virtual components
Analog virtual components
Test structures
Hardware/Software Codesign
Virtual test & diagnostic
Hardware/Software Codesign
Layout verification
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

silicium estimator
 
 

Flash announcement

Availability of the HD-LP Panoply at 130 nm for reducing SoC area up to 20%

 

Meylan, France – July 23, 2010

The release of this High Density and Low Power optimized Panoply of Silicon IPs is a windfall for Designers to improve the area of their SoCs up to 20% for the whole of logic with:

  • The 6 track Standard Cell Library, HD-BTF
  • The speed optimized Standard Cell Library, HS-BTF
  • The Aura architecture for One Port and Two Ports Register Files from 128 bits up to 64 kbits
  • Single Port and Dual Port RAMs Haumea from 16 kbits up to 512 kbits
  • The Single Metal Programmable ROM Cassiopeia from 1kbit up to 1MBit
  • Evaluation solutions to assess the performances of the Panoply at SoC level
  • After-sale Application and Integration support to ensure the highest SoC density

To increase or just maintain their strength on the market, manufacturers of high density consumer and nomad devices must regularly offer more features to their end-users while offering competitive pricing. Because of this trend, finding the best compromise between low power and cost reduction is a significant challenge for Designers.

The HD-LP Panoply maximizes the RoI of any density and power optimized design:

  • Depending on the instance capacity, the spRAM Haumea is up to 15% denser than contender’s solutions while ensuring 50% less dynamic power consumption
  • Embedding the patent pending Access Strip, the dpRAM Haumea is up to 30% denser than traditional dpRAM
  • Instances generated with the Cassiopeia architecture for ROM are up to 2 times smaller than alternative solutions
  • The Aura architecture for Register Files is designed to be mixable in the logic blocks among the rows of the Standard Cell Library
  • The Standard Cell Library HD-BTF is up to 30% denser and twice less consuming than a typical 9 track Standard Cell Library after P&R

Check up by yourself the performances of the HD-LP Panoply on your design:

  • For memories, Click here to get access to the online generators
  • For Standard Cells
    Benchmark against any other standard cells library now is easy with the Sofia Benchmark and the Motu Uta public standard
    Please click here

Contact us to take advantage of our suggested Application Schematics, Prescriptions and Consistency of Products for a power and density-optimized architecture:
ragtime@dolphin.fr

 

< Ragtime Vision