Communication
Contacts
Offering
Investors
Careers
Libraries of Standard cells and Memories
Logic virtual components
Analog virtual components
Test structures
 Hardware/Software Codesign
Virtual test & diagnostic
 Hardware/Software Codesign
Layout verification
My MEDAL
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

silicium estimator

Virtual Clone | Low cost patented virtual emulator

Features Richness
Virtual Emulator at low cost
Breakpoints, watchpoints

 

The Virtual Clone provides the developer of application programs with the highest performance/cost ratio for inserting Probes and analysing Traces at Breakpoints.

Thanks to Dolphin’s patented “Emulation by Core Externalization”, the microprocessor embedded in the SoC is in idle mode during the emulation and replaced by a Instruction Set Simulator (ISS) running on a PC.
The software developer can run his code on the ISS while accessing to the real embedded peripherals. The embedded processor is turned off and grants control of its data memory busses to the debugger.
The Virtual Clone is available for Flip8051 processors and is delivery pending for Flip80251.

 

schema

 

Key Benefits of Virtual Emulator

  • Low cost emulator for ASIC/ASSP Users
  • Emulation Trace & Control are directly on PC which saves up to 10,000 Gates
  • The same emulator is re-usable resulting in cost saving in case of multiple usage of the core:
    • with any ASSP/SoC embedding the same µP
    • In case of SoC upgrade:
      • If peripherals functions of µP are upgraded, the same emulator can be used
      • If the µP itself is upgraded, the same Virtual Clone can be used
  • High Richness of Emulation features

 

Product description

  • The POC (Processor Open Clone) takes only 1,6 kgates on the SoC.
  • An adapter (RLink) is provided for converting JTAG signals to USB serial port of the PC.
  • Triggers for Breakpoints and Complex events:
    • Unlimited Software breakpoints
    • Unlimited watchpoints
  • Several modes of execution control thanks to breakpoints: single step, C-line to line, step-into, step-over, step-out, go to address…
  • Trace memory depth is unlimited and is located in the IDE (Integrated Development Environment) debugger
  • All trace modes available (expect trace on a particular access)

 

Deliverables

  • POC Virtual Component
  • R-link POC: USB-JTAG adapter and USB cable
  • RIDE Rkit51
  • User manual

 

 

< Emulation Debug Overview