Communication
Contacts
Offering
Investors
Careers
Libraries of Standard cells and Memories
Logic virtual components
Analog virtual components
Test structures
Hardware/Software Codesign
Virtual test & diagnostic
Hardware/Software Codesign
Layout verification
My MEDAL
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

silicium estimator
Catalogue > Ultra Low Leakage Panoply 180 nm > SESAME uHD-BTF TSMC 180 nm G

SESAME uHD-BTF TSMC 180 nm G

 

High Density stem

for Cost reduction

A LIBRARY FOR COST REDUCTION!

The diversity of process derivatives and providers for the 180 nm technological node strengthens the inclination of engineering teams to attempt reducing the Time-To-Market and the risks related to a SoC design by either selecting their usual Silicon IP Provider or “free libraries”. This development strategy narrows the potential profits of a chip as the risk to select an average performances library is increased. Dolphin Integration expands the options of SoC designers with the uHD-BTF Standard Cell Library. Already celebrated for its cost reduction capability, due to its RCSL (Reduced Cell Stem Library) structure, the uHD-BTF Library is specifically designed for the consumer industry, targeting area sensitive applications with high volume of fabrication. The uHD-BTF Library additionally enables fast migration to any process flavors or technological node. Thereby, SoC designers can easily target any optimized set of process options to guarantee the best RoI.

 

Positioning & Differentiators

positionning

Just like ants, the small cells of the uHD-BTF library allow to build complex and highly efficient superstructures

stamp

SoC ROUTING allowed upwards from Metal1
Compatible with 1P3M SoC
Best performances with 1P5M SoC

Key Benefits of the uHD-BTF STEM

  • High density
    • Up to 30% smaller area compared to the best high density alternatives
    • High density Flip Flop: the spinner cell system
    • Only Metal 1 used for cell design
  • Power reduction features
    • 50% less dynamic power consumption at nominal voltage in comparison with free libraries
  • Part of the HD-LP Panoply
    • To optimize the whole SoC for high density and low power
    • Power consumption is halved and density is increased by up to 20% at SoC level
    • spRAM, dROMet, associated and optimized Linear Regulators (LRL)
  • Easy implementation
    • Delivered with scripts for an automated optimization at each step of the implementation flow (optional)

 

SESAME Principles

  • Better Than Free (BTF)
    • Our motto is to design highly differentiated standard cell libraries to guarantee your best RoI
  • Stem composition
    • The Ultimate flexibility through mixing by synthesizer and Placer and router to enhance either speed or density depending on the design
    • Higher performance in two focused library stems than in a single CCSL even when free
  • Optimal DfY
    • Mismatch simulation of the Spinner Cell system
    • 45 corners validation of the Spinner Cell system

Ask for more information, please click here