Communication
Contacts
Offering
Investors
Careers
Libraries of Standard cells and Memories
Logic virtual components
Analog virtual components
Test structures
Hardware/Software Codesign
Virtual test & diagnostic
Hardware/Software Codesign
Layout verification
My MEDAL
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

silicium estimator
Catalogue > HD-LP Panoply 130 nm > 1PRFile BDS Aura generator SMIC/TSMC 130 G

1PRFile BDS Aura generator SMIC/TSMC 130 G

 

High Speed

High Density

 

To maintain or increase their market share, designers of high density consumer and nomadic devices must regularly offer more features to their end customers - while maintaining competitive pricing. Finding the best compromise between lower power and reduced cost is a significant challenge for SoC designers.
The solution is introduced with a complete Panoply optimized for High Density and Low dynamic Power.
The Panoply includes Single Port and Dual Port Memory Arrays, metal programmable ROMs, Single Port and Dual Port Memory Registers and unique standard cells.

The Aura architecture of single port memory registers (1PRFile) allows power and cost reduction while satisfying the speed constraint of many high speed applications for consumers (gaming or DTV for example) and some nomadic devices like advanced cell phones.

A Low Voltage and a Dual Voltage variant of this architecture are also available.

 

Positioning & Differentiators

Macro-cell symbol

 

deliverable

Key Benefits

  • Flexible architecture
    • Column-mux options can be chosen
    • Wide flexibility for words and bits per word
  • Ultra high speed
    • Up to 350 Mhz in worst case
  • Decrease of fabrication costs
    • Ultra high density: up to 40% denser than traditional memory register!
    • Designed with the uHD bit-cell from foundry
    • Optional High Density BIST for industrial fabrication test of instances
  • Power reduction features
    • Flexible power routing: power ring or ring-less
    • Optional Byte write and bit-wise write capability
  • Part of the “High Density - Low Power Panoply”
    • Single port and Dual Port memory arrays
    • Single via-programmable ROM
    • Density and Speed optimized standard cell libraries
  • Optimal Design for Yield
    • Design methodology ensuring High-Yield circuits despite Mismatch

 

Available modes and add-ons

Byte mode - optional
For more flexibility towards ultimate power savings, the capability of Byte-mode can be implemented in the RAM for write operations.

HD BIST - optional
The most efficient testing solution for industrial fabrication test of instances.

Flexibility

Generator flexibility
Min
Max
Granularity
Memory Bit Capacity
128
64 k
NA
Number of Words
4
2 k
2
Number of Bits per Word
8
128
2

 

Ask for more information, please click here